• Zhang Jiejing's avatar
    ENGR00235817 mx6: use SNVS LPGPR register to store boot mode value. · 240f6356
    Zhang Jiejing authored
    After using POR reset, the content in SRC will be reset.
    See RM: 63.5.1.2.3 IPP_RESET_B(POR)
    
    Because POR reset will reset most of register in IC, so use
    SNVS_LP General Purpose Register (LPGPR) to store the boot mode value.
    
    Below copy from SNVS_BlockGuide.pdf:
    The SNVS_LP General Purpose Register provides a 32 bit read write
    register, which can be used by any application for retaining 32 bit
    data during a power-down mode
    
    This Patch will use [7,8] bits of this register.
    Signed-off-by: 's avatarZhang Jiejing <jiejing.zhang@freescale.com>
    240f6356
Name
Last commit
Last update
..
alpha Loading commit data...
arm Loading commit data...
avr32 Loading commit data...
blackfin Loading commit data...
cris Loading commit data...
frv Loading commit data...
h8300 Loading commit data...
ia64 Loading commit data...
m32r Loading commit data...
m68k Loading commit data...
microblaze Loading commit data...
mips Loading commit data...
mn10300 Loading commit data...
parisc Loading commit data...
powerpc Loading commit data...
s390 Loading commit data...
score Loading commit data...
sh Loading commit data...
sparc Loading commit data...
tile Loading commit data...
um Loading commit data...
unicore32 Loading commit data...
x86 Loading commit data...
xtensa Loading commit data...
.gitignore Loading commit data...
Kconfig Loading commit data...